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Abstract
A mixed-signal ASIC for timing and energy measurements with radiation de-
tectors is presented. The chip embeds 64 channels, each of which features a
charge-sensitive amplifier followed by a dual-shaper coupled to low-offset dis-
criminators. A versatile back-end, incorporating low-power Time to Digital
Converters and Wilkinson Analog to Digital Converters with derandomizing
buffers allows to encode both the time of arrival and the charge of the input
signal. The ASIC is designed for a maximum detector capacitance of 100 pF
and an event rate in excess of 60 kHz per channel. A peak detector samples the
input signal with an excellent linearity in the range 1÷ 50 fC. Charge digitiza-
tion with Time-over-Threshold is also supported to extend the dynamic range.
Fabricated in a 110 nm CMOS process, the chip dissipates 10 mW/channel. The
ASIC was primarily developed to readout the cylindrical GEM detector of the
BESIII experiment. For its characteristics it can serve however a broad class of
radiation sensors, including silicon microstrip detectors.
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1. Introduction
TIGER (Turin Integrated GEm Readout) is a 64-channel mixel-signal ASIC
that allows simultaneous time and energy measurements with radiation detec-
tors. The chip has been primarily developed to readout the Cylindrical Gas
Electron Multiplier detector (CGEM), a novel ultra-light weight tracker to be5
installed in the inner part of the BESIII experiment, a tau-charm factory ex-
ploiting the Beijing e+e− collider BEPCII [1].
The CGEM detector is formed by three independent concentric layers, cov-
ering 93% of the solid angle. Each layer is in turn composed by five cylindrical
structures: one cathode, three GEM foils and the readout anode. One GEM foil10
is made of a layer of 50 µm Kapton, copper clad on each side and with a high
density of bi-conical holes. The holes have an inner diameter of 50 µm and an
outer diameter of 70 µm. Inside each hole, an electric field of 100 kV/cm multi-
plies the number of primary electrons to achieve a detectable signal. The triple
GEM structure is chosen because it allows to reach high gain with a minimum15
discharge probability.
Embedded in a 1 T magnetic field, the new tracker must provide a momen-
tum resolution of 0.5% at 1 GeV and a rate capability of 10 kHz/cm2 . A spatial
resolution of 120 µm in the direction transverse to the beam and of 1 mm in the
longitudinal one is targeted. The total radiation length must be below 1.5%. A20
readout pitch of 650 µm coupled with charge interpolation has been chosen to
limit the total number of front-end channels to 10.000. The anode capacitance
can be up to 100 pF, while a typical signal is expected to range from 3 fC to
50 fC. To improve upon the spatial resolution on angled tracks, it is foreseen to
operate the detector in the so-called ”micro-TPC” (µ-TPC) mode. This requires25
that each hit is also time-tagged with a good time resolution. Fig. 1 shows a
conceptual design of the detector. Further technical details can be found in
[2, 3].
The relevant specifications for the CGEM front-end electronics are summa-
rized in table 1.30
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Figure 1: Concept of the CGEM detector.
Input Charge 1-50 fC
Input Capacitance Up to 100 pF
Data Rate 60 kHz/ch
Non-linearity < 1%
Charge Collection Time 60 ns
Power Consumption <10mW/ch
Technology 110 nm process
Table 1: Design specifications of the TIGER chip.
The limited space available to host the front-end cards at the tracker edges
calls for a compact and robust design. A mixed-signal ASIC was thus developed
on purpose for the project. Fabricated in a 110 nm CMOS technology, the chip
integrates in an area of 5 mm × 5 mm 64 parallel channels that extract and
digitize the amplitude and time-of-arrival of the input signal. To allow proper35
grounding and minimise interference noise, any relevant signal processing task is
performed on chip and the ASIC communicates with the external environment
using only digital low-voltage differential signalling (LVDS). The TIGER ASIC
is composed by two main functional units. The first one, the very front-end,
amplifies and shapes the input signal and has been optimized to carefully match40
the requirements of the CGEM detector. The second, called ”back-end” in
the following, includes the time and amplitude digitizers along with the digital
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control logic. This part has been kept as flexible as possible in order to favour
its re-use in different projects. This approach will allow in fact to develop in
a short time a new ASIC in which only the very front-end is changed to allow45
its throughout optimization to a particular kind of radiation sensor. The chip
architecture is described in more detail in Section 2 and experimental results
are reported in Section 3.
2. ASIC architecture
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ASIC architecture
ASIC specifications
❑ The analogue readout of the CGEM 
enables the use of a charge centroid 
algorithm and the micro-TPC mode to 
improve the spatial resolution to better 
than 130 µm while loosening the pitch strip 
to 650 µm, which allows to reduce the total 
number of channels to about 10 000.  
❑ The channels are readout by 160 dedicated 
integrated 64-channel front-end ASICs, 
which must measure the energy and time-
of-arrival of the input signal, providing 
digitised data off-chip 
The CGEM detector for BESIII Implementantion and results
Outlook
Parameters Values
# channels 64
Input capacitance 100 pF
Input charge 1-50 fC
Data rate 60 kHz/ch
Power consumption 10-12 mW/ch
Time resolution 4-5 ns
Power supply 1.2 V
Technology 110 nm CMOS
Area 5x5 mm2
• Threshold scan and S-curve fit 
• RMS noise ≈ 2100 e-    (Cin = 100 pF) 
• 50% less from post-layout simulations 
• Grounding, shielding and PSRR under s 
• RMS jitter ≈ 3.7 ns for Qin = 3 fC 
  
• External charge injection (channel 63) 
• T-branch gain ≈ 10.35 mV/fC 
    (expected 11 mV/fC from simulation) 
• Average gain ≈ 10.75 mV/fC  (64 channels) 
    (RMS dispersion ≈ 3.5%)
1. S&H dynamic range and linearity with external charge injection (channel 63) Linearity 
very good (< 0.2%) up to 40 fC 
2. Back-annotation to calibrate the internal pulse generator and assess other channels 
3. ToT curve due to the intrinsic non-linear pulse duration of CR-RCn shapers
TABLE I: TIGER specifications
• The prototype fully matches the experimental requirement. 
• Final front-end board produced. 
• Final ASICs being delivered. 
• Integration with the CGEM detector in first quarter 2018. 
• Optimized ASIC can be produced with minimal adaptation 
in the front-end 
• Tests with silicon and diamond detectors planned in the 
first quarter of 2018. 
❑ To overcome the aging effect, due to radiation 
damage, of the inner tracking layers, an upgrade 
based on CGEM (Cylindrical Gas Electron Multiplier) 
technology has been proposed. The project features 
three independent tracking layers, each made of a 
cylindrical triple-GEM detector.
❑ The installation of the new detector is scheduled to take place during the 2018 upgrade 
and a dedicated front-end ASIC, TIGER (Turin Integrated Gem Electronics for Readout), 
has been designed to address the needs of the CGEM tracker.
❑ The BESIII (Beijing Spectrometer III) Experiment is located at the Beijing e+e- collider 
(BEPCII), hosted by the Institute of High Energy Physics (IHEP).
• Front-End: CSA + Dual-branch 
Shaper (Time and Energy) 
• Time-branch: 60 ns peaking time for 
low-jitter timing measurement 
• Energy-branch: 170 ns peaking time 
for signal-to-noise ratio optimization 
• Single or double threshold readout
• Timestamp on rising edge of fast branch 
• Charge measurement with Sample-and-Hold circuit or Time-over-Threshold 
• Time measurement with low-power quad-buffered TDCs based on analogue 
interpolation (sub-50 ps time binning)
External charge injection
1
Internal pulse generator
2 3
Charge measurement
Noise measurement
Gain measurement
• Simulation of one event in S&H 
mode 
• The fast discriminator provides 
the trigger 
• The output of the slow shaper is 
sampled in a capacitor 
• The analog value is digitised by 
a Wilkinson ADC
This research activity has been funded by the EU and INFN by means of the project BESIIICGEM RISE 645664 within the call H2020-MSCA-RISE-2014
discussed in Section 4.
II. ASIC ARCHITECTURE
Fig. 2: Block diagram of one ASIC channel.
Fig. 2 shows the block diagram of a processing channel.
The input stage amplifies the detector current and feeds two
independent continuous-time shapers. In the fast shaper the
peaking time is matched to the expected charge collection time
(60 ns) with the purpose of providing optimal timing perfor-
mance. The peaking time of the slow shaper is chosen to be
170 ns in order to improve the charge resolution while keeping
a good event rate performance. Each shaper is followed by
a voltage-mode discriminator, whose threshold c n be fine-
tuned with a dedicated 6-bits DAC. Two low-power TDCs
are provided in each channel. The coarse time information is
obtained by counting the transitions of the chip master clock.
Four Time-to-Amplitude Converters (TACs) are employed to
interpolate the time elapsing between the hit detection flagged
by the discriminator and a suitable clock edge. The analogue
voltage of each TAC is then digitized with a 10 bit Wilkinson
ADC. Even though the maximum digitization ca be
up to 6.4 µs, the use of four interpolators derandomizes the
arrival time distribution of the input signals. An event rate
of at least 150 kHz per channel can thus be accommodated
with better than 99% efficiency. An array of four sampling
capacitors is available to capture the peak voltage at the output
of the slow shaper. The stored voltage is digitized by a second
Wilkinson ADC, which is shared with the TDC serving the
energy branch. The chip readout operates in a data-push mode,
while trigger matching is performed in a separate FPGA. The
operation is managed by the on-chip controller, designed to
work with a maximum clock frequency of 200 MHz. For
system reasons, the ASIC will be used in BESIII at 160 MHz
clock.
Thanks to the hardware resources deployed in each channel,
the chip offers different operating modes:
• In the Time-over-Threshold (ToT) mode, the leading and
trailing edge of the discriminator are captured by the
TDCs. The charge is thus inferred from the measured
pulse duration. The ToT readout allows to extend the
charge sensitivity beyond the saturation point of the
front-end amplifier (50 fC nominal). In principle, either
discriminator can be chosen, even though the one fol-
lowing the fast shapers provides more accurate timing
information and it is thus the default choice in this mode.
• In the peak sampling mode the output of the discriminator
connected to the fast shaper is fed to the control logic,
which generates a s mpling pulse with a delay suitable
to capture the slow shaper output around its maximum.
The delay between the trigger given by the discriminator
and the sampling pulse generated by the logic can be
fine-tuned in steps eq al to four clock cycles.
• Finally, the system can be used in dual-threshold mode. A
lower threshold is set for the fast branch, thus allowing for
tim -walk minimization. The event is promptly discard d
if the discriminator connected to the slow shaper, which
has better signal-to-noise-ratio, does not fire within a
predetermined time window.
III. ASIC BUILDING BLOCKS
A. Input stage
The role of the input stage is to amplify the weak current
delivered by the GEM anode while keeping the electronic
noise as low as possible.
A noise target of 1500 electrons rms for for the maximum
detector capacitance of 100 pF has been set. A PMOS input
transistor has been chosen, because in the selected process it
offers a smaller 1/f noise. A 6 bit DAC generates the bias
current of the input stage, providing an adjustable range from
1 mA to 4 mA. In this way, the current in the input transistor
can be tuned to provide the required noise level for the given
anode capacitance, optimizing the overall power dissipation in
the system. All current sources in the CSA have been carefully
designed to have the minimum value of gm at a given current,
thus minimizing the noise injected by the bias circuits. To
guarantee low cross-talk, the open-loop gain of the amplifier
should be large enough.
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Fig. 3: Schematic of the CSA core amplifier.
Shown in Fig. 3, the CSA core amplifier employs the two-
stage cascode topology with rail-to-rail output pro osed in [4].
The input stage is a dual cascode amplifier (M1,M2,M3) with
split current branch (Mb,Rb) and a common source stage with
current mirror amplification (M6,M7,M4) [5].
The DC gain from the input node Vin to V3 can be written
as:
V3
Vin
= kgm1
r04r07
r04 + r07
(1)
where the factor k is defined as:
k =
gm4
gm3
+
gm7
gm6
(2)
In the above expression, gm1 ÷ gm7 and r01 ÷ r07 are
respectively the transconductance and the output resistance of
M1 ÷M7. Compared with the gain of a standard common-
source amplifier, the amplification of the first stage is multi-
plied by k.
To satisfy the target ENC at the largest value of input
capacitance, a transconductance as high as 80 mS is required
in the input transistor. This is achieved with an aspect ratio of
W/L = 10000/0.2 (width and length expressed in mic om-
eters) and a split bias current of 3.6 mA. The resulting gate
capacitance is Cg ⇡ 10 pF and the device operates at the onset
of moderate inversion. The large bias current flowing through
Mb will thus increase the noise generated by it. To optimize the
bias noise, Rb is introduced as the source degenerat d resistor
to reduce the overall transconductance of Mb. The equivalent
transconductance can be represented as:
Gmb =
gmb
1 + gmbRb
(3)
The total input referred voltage noise from the bias can be
written as:
V 2bias =
V 2b G
2
mb
g2m1
+
I2Rb
g2m1
(4)
where V 2b is the input referred spectral noise density of transis-
torMb and I2Rb is the spectral noise denisty of resistor Rb. For
a transistor working in strong inversion, the transconductance
can be expressed as:
gm =
2IDS
VOD
(5)
The overdrive voltage VOD = VGS   VTH of Mb should
be set to a large value to reduce its transconductance at
a given current IDS . On the other hand, a large overdrive
voltage implies also a large saturation voltage, thus limiting
the practical value of Rb. As a compromise, Rb = 100⌦ and
an aspect ratio (W/L)b = 600 µm/4 µm for Mb have been
chosen, leading to Gmb = 10 mS and gmb = 20 mS. VOD
is set to 600 mV. The output stage of the CSA, formed by
M5 and M8, is a class AB common-source amplifier with
rail-to-rail output [5]. Resistor R1 is chosen large enough so
that in the frequency band of interest the signal at node V3
is transmitted through C2 to the gate of M8. M5 and M8 are
thus driven in phase, providing class AB control of their bias
current. The output stage provides also the necessary signal
inversion to make the overall amplifier suitable for negative
feed-back. The network composed by Rc and Cc grants an
adequate frequency compensation to make the amplifier stable.
Fig.4 shows the CSA with its feedback network, which
employs current mirrors combined with capacitors for pole-
zero cancellation[6].
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Fig. 4: The input preamplifier with its feedback network.
The signal is split into two branches which have additional
charge amplifying constants N1 and N2, implemented by
sizing respectively the ratio between the PMOS transistors
and the feedback capacitors. The value of Cf is 150 fF, while
N1 = N2 = 20, thus providing a charge gain of 20 in both
branches.
B. Shaper stages
The preamplifier is followed by two shapers, one optimized
f r timi g and one optimiz for ener y measurement.
R3
R4 R5
 A  A
C3
C2 C4
VoutIin
C1
R1 R2
Fig. 5: Shaper with four complex conjugate poles used in the
energy branch.
The shaper in the energy branch is shown in Fig. 5. Here the
signal-to-noise ratio is optimized choosing a peaking time as
long as permitted by rate considerations. The maximum event
rate per channel is 60 kHz, including already a safety factor
of two. A total pulse width of 600 ns guarantees a pile-up
probability of 3.5%, which is considered fully acceptable in the
intended application. To optimize the ratio between peaking
time and total pulse width a topology with complex conjugate
poles is chosen [7], [8]. Two cells are cascaded as shown in
Fig.5 to yield a system with four complex conjugate poles,
in which the peaking time is about 30% of the total pulse
width. The values of resistors and capacitors in the feedback
network are chosen so that a nominal peaking time of 170 ns
is achieved. The gain is set to 11 mV/fC. The exact value of
the peaking time is also a consequence of practical constraints
imposed on the allowable silicon area, which limits the values
of resistors and capacitors. In fact, the full chip had to fit a
• SA and class AB cor  amplifier
• Technology: CMOS 110 nm. 
• Size: 5 mm x 5 mm. 
• Maximum clock frequency: 200 MHz. 
• Power consumption 10 mW/channel
• One prototype submitted in May 2016 
• Production run in August 2017 
• Final integration with the detector in first 
quarter of 2018
Figure 2: Block diagram of one ASIC channel.
Fig. 2 shows the block diagram of one processing channel. The input stage am-50
plifies the detector current and feeds two independent continuous-time shapers.
In the fast shaper the peaking time is matched to the expected charge collection
time (60 ns) with the purpose of providing optimal timing performance. The
peaking time of the slow shaper is chosen to be 170 ns in order to improve the
charge resolution while keeping a good event rate performance. In the pream-55
plifier and in the shaper class AB single-ended amplifiers are employed [4, 5].
Each shaper is followed by a voltage-mode discriminator, whose threshold can
be fine-tuned on a channel-by-channel basis with a dedicated 6-bits DAC. Two
low-power TDCs are provided in each channel. The coarse time information is
obt ined by counting the transitions of the chip master clock, that can be up to60
200 MHz. A Time-to-Amplitude Converter (TAC) is employed to interpolate
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the time elapsing between the hit detection flagged by the discriminator and
a suitable clock edge. The analogue voltage of each TAC is then digitized by
a Wilkinson ADC with a maximum resolution of 10 bits. To make the inter-
polation robust against metastability in the digital logic, a time corresponding65
to 1.5 the master clock period is measured, therefore a theoretical minimum
binning of 7.3 ps is possible. Increasing the time bin reduces the conversion
time accordingly. For instance, measuring the interpolation time with a 7 bit
resolution results in a binning of 60 ps and a maximum conversion time of 640
ns. Four TACs are available for derandomization purposes [6, 7], therefore the70
TDC can accommodate an event rate in excess of 1 MHz with an efficiency
better than 99%. Rate capability is thus mainly limited by pulse pile-up in the
front-end amplifier. An array of four capacitors allows to sample and hold the
peak voltage at the output of the slow shaper. The stored voltage is digitized
by a second Wilkinson ADC, which is shared with the TDC serving the energy75
branch.
The chip operation is supervised by a digital controller [8, 9]. This unit
generates all the digital signals necessary to drive the S&H, the TDC and the
Wilkinson ADC and manages the chip configuration and the data transmission
to the outside world. Each hit generates a 64 bits word, which can be trans-80
mitted over one of the four serial LVDS links in 32 clock cycles thanks to the
Double Data Rate (DDR) operation. With a clock frequency of 200 MHz, the
total output bandwidth is 1.6 Gbit/s. This allows to transmit 2.5 ·107 events/s,
which is equivalent to a frequency of 390.625 kHz/channel. Triple Modular Re-
dundancy (TMR) is employed to protect critical registers against Single Event85
Upsets (SEU).
Thanks to the hardware resources deployed in each channel, the chip offers
different operating modes, briefly described hereafter.
Time-over-Threshold (ToT). . In this mode, the leading and trailing edge of
the discriminator are captured by the TDCs. The charge is thus inferred from90
the measured pulse duration. The ToT readout allows to extend the charge sen-
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sitivity beyond the saturation point of the front-end amplifier (50 fC nominal).
In principle, either discriminator can be chosen, even though the one following
the fast shapers provides more accurate timing information and it is thus the
default choice in this mode.95
Peak sampling. the output of the discriminator connected to the fast shaper is
fed to the control logic, which generates a sampling pulse with a delay suitable
to capture the slow shaper output around its maximum. The delay between the
trigger given by the discriminator and the sampling pulse generated by the logic
can be fine-tuned in steps equal to four clock cycles. For a 10 bit resolution, the100
maximum digitization time at 200 MHz clock is 5.12 µs, which allows an event
rate of at least 200 kHz per channel in this modality.
Dual-threshold. mode. A lower threshold is set for the fast branch, thus allowing
for time-walk minimization. The event is promptly discarded if the discriminator
connected to the slow shaper, which has better signal-to-noise-ratio, does not105
fire within a predetermined time window.
3. ASIC performance
Fig. 3 shows the chip wire-bonded to the test printed circuit board. An external
analog circuit allows to inject signals of well known charge at the preamplifier
input. In this way, it is also possible to calibrate the test pulse generator embed-110
ded in the chip. Furthermore, a digital external pulse can be fed directly to the
TDC inputs. The ASIC is configured, controlled and readout through a com-
mercial FPGA board. The tests presented in this paper were done at a clock
frequency of 160 MHz, which is, for system reasons, the operating frequency
that will be use in the CGEM detector. As a first step, the TDC performance115
has been extracted by feeding a digital pulse at the TDC inputs and scanning
it in step of 20 ps. These measurements allow also to fully characterized the
behavior of the back-end electronics, which works according to expectations. As
an example of the TDC performance, Fig. 4 and 5 show the time resolution of
6
Figure 3: The TIGER ASIC wire-bonded on the test printed circuit board
Figure 4: Time resolution of the TDC connected to the timing discriminator
the TDCs serving respectively to the timing and the energy discriminator. In120
both cases, an average rms quantization error of 30 ps is measured with good
across-chip uniformity. Owing to the excellent behavior of the TDC, the system
time resolution will be limited by the sensor and front-end amplifier character-
istics. Since the sampling signal for the S&H is derived from the output of the
comparator in the timing branch, it is important to to understand if the linear-125
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Figure 5: Time resolution of the TDC connected to the energy discriminator
ity of the circuit is affected by the discriminator time-walk. The test is done by
injecting signals of different amplitudes with the external test pulse generator,
which allows to explore the full dynamic range with enough granularity. The
delay in the digital controller is chosen to put the sampling time in the region
of maximum flat-top for the smallest signals. Fig. 6 shows the result of the130
linearity test. The plot reports the code of the internal ADC that digitzes the
S&H output as a function of the input charge. The negative slope is due to the
fact that the ADC works in reverse logic, hence smaller signal produce higher
codes. The curve shows a good linearity of the circuit. This is confirmed by
studying the deviation from linearity defined by the following formula:135
NL =
Ath −Ameas
Ath
(1)
where Ath and Ameas are respectively the theoretical expected value and Ameas
is the experimental value, both expressed in ADC codes. The result is shown
in Fig.7.
It must be pointed out that the measurement shows the non-linearity of the
full chain, because the signal is injected at the input of the front-end amplifier.140
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Figure 6: S&H ADC output code as a function of the input charge
 
ig. 5. T-branch and E-branch TDC quantization error. 
 
Fig. 6. Peak detector residual non-linearity (external TP, channel 63). 
 
V. CONCLUSIONS 
A novel 64 channels ASIC, named TIGER, has been 
developed to readout the cylindrical GEMs at BESIII. The first 
tests on the chip prototype show promising results. Next tests 
will focus on measuring the noise as a function of the input 
capacitance. Test with planar and cylindrical GEMs is planned 
for the middle of March. 
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Fig. 7. Baseline dispersion among the 64 channels. 
 
 
Fig. 8. Time-over-threshold pre-equalization and post-equalization. 
 
 
 
 
Figure 7: Front-end nonlinearity
The linearity is excellent (less than 0.2%) for most of the dynamic range, while
a large degradation starts to be observed above 40 fC. On the basis of computer
simulation, it is expected that the largest contribution to the non-linearity comes
from a distortion in the shaper output stage. Test signals can also be fed to the
amplifier input by the test pulse generato integrated on chip, which allows to145
selectively address all the channels in the ASIC. The resulting plot is shown in
Fig.8. It can be seen from the figure that the gain measured with the internal
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ASIC
circuit is compatible with that obtained with the external signal source in the
middle-range, while the on-board pulser does not work properly at the edges of
the dynamic range. This is attributed to the fact that signal amplitude is defined150
by regulating a current and for very small or very high values of this current
some of the transistors in the pulse generator work outside the saturation region.
While this point can be easily fixed in a next release of the ASIC by properly
re-sizing the critical devices, the circuit is already good enough to assess the
basic functionality of the individual channels.155
The performance of the very front-end can also be assessed performing S-
curve measurements Fig. 9 displays the gain of all 64 channels on one ASIC,
measured through this method. In the test, an input signal of 8 fC is injected.
An average gain of 10.76 mV/fC is found, which is very close to the 11 mV/fC
expected from post-layout simulations.The rms gain variation is 3.1 mV on a160
86 mV signal, which corresponds to a 3.5% rms dispersion. Due to the excel-
lent linearity, the gain can be easily calibrated and off-line correction can be
applied if needed. The S-curve measurement is also employed to extract the
noise. Fig. 10 shows the input-referred noise expressed in terms of Equivalent
Noise Charge (E.N.C.) as a function of the detector capacitance. The slope of165
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Gain dispersion
Injection of Q=8fC with internal test-pulse
Average gain above 10mV/fC (expected 11mV/fC from post-layout simulations)
residual channel-to-channel dispersion (0.2 mV/fC r.m.s.)
results after baseline equalisation: below 25 mV r.m.s. dispersion on the DC operating point
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Figure 9: Gain distribution of all channels on one ASIC
10 e−/pF matches well the one expected form computer simulations. A noise
floor of 1500 e− at zero detector capacitance is found. Finally, Fig. 11 reports
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Figure 10: ENC versus input capacitance.
an example of charge measurement exploiting the Time-over-Threshold (ToT)
principle. The non-linearity observed is due to the intrinsic pulse shape of
CR − RCn-like shapers. In this particular measurement only the coarse time170
information provided by the TDC is used. The measured ASIC performance
are summarized in table 2.
11
Figure 11: Example of charge measurement exploiting Time-over-Threshold (ToT).
Parameters values
Input Charge 1-55 fC
TDC resolution 30 ps rms
Average gain 10.75 mV/fC
Nonlinearity: 1-40 fC 0.2%
Nonlinearity: 1-55 fC 1%
Rms gain dispersion 3.5%
Noise floors (ENC) 1500 e−
Noise slope 10 e−/pF
Maximum power consumption 12mW/ch
Table 2: Measured performance of the TIGER ASIC
4. Conclusions
The ASIC presented in this paper has been designed to to read out the signals
from the CGEM detector in the BESIII experiment. The chip is suitable for175
sensors with a total capacitance of up to 150 pF . Each of the 64 channels
feature a low noise input and generates a time stamp with on-chip low-power
TDCs. Charge measurement can be performed by peak detection or by Time-
12
over-Threshold. In peak detection mode the chip is linear in the 1÷50 fC range.
A detailed electrical characterization has been performed and the chip has been180
found functional at the first iteration on silicon. A noise floor of 1500 e− rms
and a noise slope of 10 e−/pF have been measured. Due to the versatility of the
back-end, new ASICs tightly optimised to a particular sensor can be derived in
a relatively short time by redesigning only the very front-end. The final version
of the chip has now been produced in a dedicated engineering run.185
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